The VSIs employ semiconductor devices (SDs) with limited over current withstand capability that usually is within the range of 1-2 times of nominal current [8] . The VSI is inherently very sensitive to the grid faults. Thus, the fault condition can either trip Reference [7] has presented simulation and experimental results of a varistor based-short circuit fault protection scheme for series active power filters. The number of elements in the mentioned protection method like series current transformers and the semiconductor switches increase the cost. Also, the VSI is disconnected after a few cycles the fault happened, which does not comply the new grid codes [18] . Some control approaches for inverter-interfaced distributed energy resources are proposed in [19] and [20] to limit inverter fault current and improve their fault ride-through (FRT) capability. However, these methods cannot be suitable for long lasting zero grid voltage. In [21] , an inverter fault current limitation strategy has been introduced in a micro- , a control strategy has been proposed to enhance the voltage support as an ancillary service of the VSIs to meet the grid codes requirements, which needs complicated control system. A fault protection scheme against the short-circuit fault on the load side for the high-power three-phase inverters has been studied in [26] to provide high reliability for sensitive loads during transient faults. In the mentioned study, not only the malfunction of the inverter has not been considered but also it is required to change the strategy of the VSI from the VCS to the
I. INTRODUCTION
Increased power demand and the depletion of energy resources have resulted in more attention being paid to renewable energy [1] - [3] . Over the years, power electronic converters have found wide application in numerous grid interfaced systems including distributed power generations like fuel cell [4] , solar energy [5] , adjustable speed drives [6] and active power filters [7] . Most of these systems employ three phase voltage source inverter (VSI) whose functionality is to exchange variable power with the utility grid.
The VSIs employ semiconductor devices (SDs) with limited over current withstand capability that usually is within the range of 1-2 times of nominal current [8] . The VSI is inherently very sensitive to the grid faults. Thus, the fault condition can either trip CCS. In [27] , the authors introduced a control scheme to suppress the peak of three-phase PV inverters current during asymmetrical faults. The drawback of the mentioned work is to reduce peak of current by injection current harmonics, which are not suitable during the normal operation of the power system.
An effective method to control the fault current level is to use fault current limiters (FCLs). Several types of FCLs have been studied to improve the power system performance in [28] - [31] . As it is clear, all research on the FCLs requires a three phase or three single phase sets in the AC side, which increases the FCLs' cost. Furthermore, three phase structures may affect the healthy lines during the asymmetrical grid faults. From control system point of view, each three same sets of the single phase FCLs, located in series with individual phases of the grid, needs its own control circuit, which complicates the circuit operation and requires more measurements. This paper proposes a novel approach of using FCLs. A single phase set-up of DC link adjustable resistive type FCL (AR-FCL) is studied to enhance the FRT capability of the VSIs during symmetrical, asymmetrical, and transient grid faults. Instead of using three phase configuration of the FCLs in the AC side, just one single phase set-up of the proposed AR-FCL is connected in series with the DC side of the inverter. In the normal operation of utility grid, the AR-FCL does not have effect on the VSI system performance. During various grid faults, the fault current is restricted by discharging and charging of DC inductor using a large resistance. By turning off and on of the AR-FCL's semiconductor switch, the large resistance enters and retreats the DC side of the inverter, respectively. As a result, the inverter's output fault current is restricted to the safe operating area of the SDs.
Furthermore, the proposed structure does not affect the healthy line currents during asymmetrical grid faults. The control circuit of the AR-FCL is simple and only the DC inductor current is measured and compared to the maximum permissible current of the SDs of inverter. In this way, the VSI can stay connected to the utility during the fault even at zero grid voltage as recommended by "E.ON" grid code [18] . Instead of using superconducting inductor in the AR-FCL, the small non-superconducting inductor is employed, which decreases initial and maintenance costs of the AR-FCL and also the cooling system with relatively large volume is removed [32] . Besides, according to [33] , the problems of latch-up and wind-up arise when the inverter control strategy changes from the normal to the fault mode operation, during the fault condition. However, in the proposed scheme, the VSI operates as the VCS in the normal condition as well as in the fault condition.
II. PROPOSED FAULT RIDE THROUGH SCHEME Fig. 1 shows configuration of the proposed FRT scheme of the VSI system. The model of the VSI for the purpose of the fault analysis can be made up under an assumption that the DC input voltage of the inverter is essentially fixed in the time frame 0-1.0 s [34] . This voltage is shown with VDC in Fig. 1 . To improve the FRT capability of the VSI, application of the AR-FCL is proposed. The AR-FCL includes diode rectifier bridge, D1 to D4 diodes, a non-superconducting inductor (copper coil) that is modeled by a resistor rd and an inductor Ld and finally a parallel connection of fully controllable semiconductor switch (SS) and a resistor (R) that are connected in series with the DC-inductor. A two-level VSI is used to convert DC power provided by the primary DC energy source such as DGs to AC electrical power, which is compatible with the utility. The AR-FCL is connected in series with VDC as shown in Fig. 1 . Also, equivalent impedance between high voltage side of the grid-connected transformer and inverter output terminals are modeled by Zeq=rs+jωLs in Fig. 1 . The utility is modeled by an infinite bus AC system; thus, it is an ideal sinusoidal three-phase voltage source with a constant frequency and voltage (Van, Vbn and Vcn in Fig. 1) , where ω and Vϕ stand for its angular frequency and effective voltage value in each phase, respectively. In common current limiting strategies, to limit the fault current, the FCLs should be connected in series with the individual phases in the AC side of the VSI. This approach is the well-known application of the FCLs in the power system as discussed in [28] - [30] . But in the proposed scheme, just one single set of the AR-FCL, which is placed in the DC side of the VSI, is employed to limit the VSI's fault current in all three phases during all types of the grid fault. So, the proposed structure results in considerable reduction in the current limiting costs of the FCLs. Also, from the power circuit topology point of view, the AR-FCL uses the diode rectifier bridge and the fully controllable SS as a high speed switch.
III. PRINCIPLE OF OPERATION OF THE AR-FCL
In the normal operation of the power system, the SS is close and bypasses the R. By selecting the proper value for Ld, it is possible to achieve a nearly DC current through the DC inductor. However, it is evident that increasing the Ld decreases the ripple of DC inductor current id. This leads to short circuit of Ld during the steady state operation. If the voltage drops on the diodes of single phase rectifier, the SS, and the small DC inductor resistances are neglected, the AR-FCL does not affect the normal operation of the VSI. When fault occurs in the power system in either one phase or some phases, the DC inductor of the AR-FCL prevents severe di/dt at the first moments of the fault and its current increases almost linearly. If the fault lasts for a long time, the current through the DC inductor will continue to increase. As soon as the current through the DC inductor reaches to a predefined value, the control circuit operates and turns off the SS. So, the R is connected in series with the DC inductor. Therefore, the absorbed energy of the AR-FCL's inductor discharges and the current of the DC inductor decreases. It is evident that, as the DC inductor current lies blew the pre-defined value, the control circuit operates and turns on the SS. In this way, the DC inductor current as well as the inverter output AC currents are restrained to the pre-defined value during the fault. So, the VSI can stay connected with the utility grid during the fault condition. Fig. 2 shows the control circuit of the AR-FCL. In this study, the DC inductor current is utilised as the control signal to turn on and turn off the SS. This control system does not need any parameters to measure in the AC side of the VSI. Therefore, when the DC inductor current lies above the pre-defined value Ic, that is higher than steady state current through the DC inductor, the control circuit turns on the SS. The value of Ic should be determined based on the SDs current rating.
IV. ANALYTICAL ANALYSIS OF THE PROPOSED SCHEME
In order to analysis the operation of the VSI with the proposed AR-FCL, it is assumed that the inverter AC line currents (ia, ib The DC link current idc can be expressed in the basis of AC line currents and switching states as follows [35] - [36] :
where Since, in the SPWM inverters, carrier frequency is very high compared to the fundamental output frequency, it is assumed that the value of modulating signal over one carrier period is almost constant [11] , [35] . Thus, in this section, the performance of the proposed approach is explained during one carrier period [37] . For evaluation of the effectiveness of the proposed FRT scheme, a three phase short-circuit fault with fault impedance of Zf = rf +jLfω is applied at point F, as shown in Fig. 1 . After fault occurrence, the circuit has two modes of operation as follows: A. Mode 1 Fig . 3 shows the DC link current idc, the DC inductor current id and the switching sequence of the interface-inverter during the fault. As evident, with changing the switching state of the SDs, idc instantaneously changes. During time interval of t0 to t1, switching state is (000). Fig. 4 (a) shows the equivalent circuit during time interval of T0. According to Fig. 3 , from t0 to t1, the DC link current is less than the DC inductor current. In this condition, all diodes of the AR-FCL are ON due to the charged current in the DC inductor. In fact, the DC inductor current freewheels through the way of D1-D3, D2-D4 and SS. So the AR-FCL operates as a short circuit and it does not have effect on the inverter operation. By considering the equivalent circuit of Fig. 4(a) , the DC inductor current can be written in discharging mode as follows:
where i1=id(t0).
At t=t1, the switching state changes to (100). Equivalent circuit during the time interval of t1 to t2 is shown in Fig. 4(b) . As the equivalent circuit shows during time interval of T1, diodes D1 and D3 are ON and the DC inductor current is equal with the DC link current. So, the differential equation of the DC inductor current can be expressed as follows:
Solution (4) id (t1) id (t2) id (t3) id (t4) id (t6) id (t5) id ( 
()
where
ia(t)=id(t)=idc(t)=i(t).
At t=t2, the switching state changes to (101) and the DC inductor current instantaneously changes. According to Fig. 3 , during t2
to t3, the DC inductor current is more than the DC link current and all of the diodes are ON. In this condition, the DC inductor is in discharging mode. Considering the equivalent circuit of Fig. 4 (c), differential equation of (6) can be written for the DC inductor current.
Equation (7) is derived by (6) and shows the DC link current formula in discharging mode.
where i3=id(t2), rc2= (3/2) 
re+(5/2)ron, τ3=((3/2)Le+Ld)/(rc2).
In addition, the DC inductor current formula during discharging mode in this time interval can be expressed as:
At t=t3, the switching state is not changed but the DC link current reaches to the DC inductor current. So, the charging mode begins and continues until t4 as shown in Fig. 3 . Considering the equivalent circuit shown in Fig. 4(d) , (9) can be expressed as follows:
Solving (9) results in (10):
i4=id(t3)=ib(t3), τ4=(3/2Le+Ld)/rc3 and rc3=(rd+3/2re+9/2ron).
At t=t4, the DC inductor current reaches to Ic. So, the control circuit turns off the SS. Now, the R is connected in series with the DC inductor. So from t4, Mode 2 of operation starts.
Mode 2
During time interval of t4 to t5, the switching state is (101). According to Fig. 3 , the DC link current equals to the DC inductor current. Considering the equivalent circuit of Fig. 4 (e), (11) can be written for the DC inductor current.
So we have:
where id(t)=idc(t), i5=idc(t4)=ib(t4), τ5=(3/2Le+Ld)/rc4, rc4= (rd+R+3/2re+7/2ron).
It should be noted that the time interval of t4 to t5 is very small percentage of one switching period (Ts). At t=t5, the control circuit turns on the SS. As a result, the R is bypassed. According to Fig. 3 , from t5 to t6, the DC inductor current is equal with the DC link current and another charging mode begins and it continues until t6. The equivalent circuit during time interval of t5 to t6 is shown in Fig. 4(f) . At t=t6, the control circuit turns off the SS. Therefore, the R is again connected in series with the DC inductor.
So from t6 to t7, the proposed approach will have the same operation of time interval of t4 to t5 (the corresponding equivalent circuit has been shown in Fig. 4(e) ). At t=t7, the SS turns on and bypasses the R. From t7 to t8, the proposed circuit operates as same as interval of t5 to t6 (the corresponding equivalent circuit has been shown in Fig. 4(f) ).
It should be noted that, over the time interval of t2 to t8, the switching state is (101). At t=t8, the switching state changes to (111).
As shown in Fig. 3, at t=t8 , the DC link current instantaneously changes. In the meantime, as shown in Fig. 4(g) , the DC inductor current begins to freewheel through the diodes D1-D3 and D2-D4. This situation will continue until t=t9. After t9, the circuit will have the operation condition as same as the time interval of t4 to t9 until the clearance of the fault. Fig. 4 (h) and Fig. 4(i) show the DC inductor current after the fault removal. In this mode of operation, all of the diodes are ON and the DC inductor current decreases because of its resistance and forward voltage drop on the diodes and the SS. As these figures show, the DC inductor current quickly discharges to its pre-fault value that is equal with the peak value of the DC link current. In this way, the AR-FCL automatically becomes ready to limit any possible upcoming short circuit faults. 
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V. DESIGN CONSIDERATIONS
A. Power Losses Calculation of the AR-FCL
During one carrier period, the DC inductor current is a DC periodic current. Also, there are power losses and voltage drop across the DC inductor, the SS, and the diode-bridge. However, during the normal operation, due to the large value of the DC inductor, the DC inductor current is almost ripple-free with the amplitude of peak value of DC link current. So, (13) 
On the other hand, without the AR-FCL and neglecting the switching power losses of the VSI, AC side and DC side active power of the VSI can be expressed as (15) [38] . 
Now, with the AR-FCL, the AC side active power of the VSI can be written as follows:
The ratio of total power loss to the active power generated by the VSI is defined by K as follows: For example, a VSI is considered with the rated capacity of 6 MW, output phase voltage of Vabc_rms=4 kV, P.F=0.9 and DC-link current of ip_rms=600 A. By installation of the AR-FCL in series with DC link with the parameters of rd=0.01 Ω, Vss=Vd=3 V, the PTotal is 9 kW. As a result, the K is 0.0015. The small value of K proves that in the presence of AR-FCL, the total power dissipation is very small percentage of overall rated power of the VSI and it can be ignored for most of practical applications.
B. Performance Evaluations
The issues, which should be taken into account as design considerations of the AR-FCL, are the DC inductor value, the value of R, the value of Ic, the impact of the fault impedance on the operation of the AR-FCL, and specifications of the SS of the AR-FCL.
B-1. Inductor size:
As mentioned, the Ldc is placed in series with the SS to protect it against severe di/dt at the beginning of fault occurrence. So, its value can be chosen considering current characteristics of the SS. Considering Fig. 3 , the charging mode begins at t1 after the fault occurs. As the worse condition, it is assumed that the fault happens exactly at the first moment of charging mode, t1.
Therefore, it is expected for especial value of the inductor, the maximum initial rate of current change will occur. By charging the inductor, its slop decreases, exponentially. So, by using (5), the initial rate of current change can be achieved as follows:
where is peak of the DC inductor current in the normal operation. Consequently, the minimum value of the inductor is expressed as follows:
⁄ is maximum permissible rate of the current change in the SS of the AR-FCL. However, the other fact should be taken into account is related to the inherent resistance of the DC inductor. It is completely obvious for large non-superconducting DC inductor; its inherent resistance will be large. As a result, considering the power loss in the DC inductor and ⁄ of the SS, the DC inductor value can be calculated.
B-2. Resistance value:
In technical issues, the other parameter should be considered is the value of R. In order to control the magnitude of the id, in the proposed method, the R is used in parallel with the SS. As mentioned in section III, by operation of the SS, the R enters in series with the DC inductor. In this situation, regarding the maximum permissible current value ( ), the R should be able to absorb the DC inductor energy to keep its current lower than the . As a result, the rate of current change must be negative. Considering (12) , at the first moment of Mode 2, t4, when the DC inductor current reaches to , the rate of current change is equal with (20) .
To achieve negative value for the rate of current change, the first part of (20) should be positive. In this case, the R is able to absorb the DC inductor energy and hold its current in . As a result:
Meanwhile, from switching point of view after the AR-FCL operation at t4, considering Fig. 3 , the DC inductor current decreases up to − ∆ . At t5, the SS turns on and the DC inductor current charges until it reaches to . As a result, this interval can be considered as one switching period of the SS of the AR-FCL ( = 1⁄ ). So by using (12), the value of ∆ can be concluded as follows: 
B-3. The value of Ic:
According to the analysis carried out in section IV, during the normal operation, the id equals to peak of the DC link current and it is employed to control the ON/OFF states of the SS. Therefore, in the present method, the current characteristics of the SDs of the VSI and also the maximum permissible current of the power system equipment must be considered to determine the Ic for the operation of the SS. So the value of Ic should be selected in a way that during the fault condition, the fault current through the SDs of VSI and also the AC side currents are restrained to their safe area operation.
B-4. The impact of the fault impedance:
From the fault impedance point of view, the performance of the proposed method during the three phase short circuit fault with the fault impedance Zf = rf +jLfω has been analysed in section IV. Considering the equations, which have been obtained in section IV, it is observed that the variation of rf and Lf changes the time constant and magnitude of the steady state fault current component during the charging modes. In general, according to (10) and (12) , increasing the Zf is similar to the situation in which the impedance of the AR-FCL increases.
B-5. Specifications of semiconductor switch of the AR-FCL
According to (1) , the DC link current is function of AC side currents that its amplitude is changed by switching states of the inverter semiconductors. Meanwhile, the equivalent circuits presented in Fig. 4(a) to Fig. 4(g) demonstrate the operational conditions with regard to (1). As Fig. 4 reveals during one switching carrier period, in some switching states, the DC link current equals to one of the inverter switches. In Fig. 4(b) , the DC link current equals to ia and from Fig. 4(c) to Fig. 4(f) , the DC link current is equal with ib. It means that from current rating point of view, the peak of current in both the SS located in the DC side and the inverter switches is same. However, if required to use series or parallel connections of the semiconductor switches both in the inverter or in the DC side switch, the state of art technologies guarantee the reliability of the system during the switching conditions [39] - [40] .
VI. SIMULATION RESULTS
Single line diagram of the test system is shown in Fig. 5 . As shown in Fig. 5 , the primary source is interconnected to the utility grid through the two level VSI, step-up transformer (with the same power rating of corresponding the VSI) and a double-line transmission line. The utility grid is represented by a three phase AC voltage source with equivalent impedance of Zg.
PSCAD/EMTDC software is implemented to simulate various fault conditions. To demonstrate the effectiveness of the proposed FRT scheme, different fault conditions are carried out including LLLG, LLG and LG faults. Out of all the different grid codes, which are regulated by the various operators, "E.ON" grid code has severe FRT requirements [18] . According to "E.ON", when voltage at point of common coupling drops to zero for 0.15 s, the DG must not be disconnected from the grid. So, in the all simulations, the fault lasts 0.15 s. Furthermore, in the literature, the fault current magnitude of the VSI is considered between 1 p.u and 2 p.u [5] , [14] - [15] . However, in the present paper, the maximum permissible current magnitude for the VSI is assumed to be 2 p.u [14] . Table I shows the parameters of the simulated power system. 
A. Symmetrical Faults
In this scenario, a temporary LLLG fault is applied in point F1, as shown in Fig. 5 , at t=0.8 s, for 0.15 s. This fault type, as a worst one, causes a sever voltage dip (100%) in the VSI terminal. At first, the simulation is carried out without the AR-FCL. The results are shown in Fig. 6(a) to Fig. 6(d) . As shown in Fig. 6(a) , once the fault occurs, the voltage at the VSI terminal drops to zero value. In this condition, the VSI output current abruptly increases. AS shown in Fig. 6(b) , its peak value reaches to around 4 p.u. Because, the maximum permissible current of the semiconductor switches is approximately two times of the nominal current [7] , these over-currents damage the VSI. As aforementioned, a 2-level VSI employs six power electronic switches for DC to AC power conversions. The current through A phase (switches S1 and S2 in Fig. 1 ) are shown in Fig. 6(c) . As Fig. 6(c) shows, these over-currents reach to about four times of the nominal value and tend to damage the semiconductor switches or trip out the VSI in the practical cases. Also, the DC link current is shown in Fig. 6(d) . It is clear that there are a high level current and large distortions during the fault. To demonstrate the effectiveness of the proposed FRT approach, the temporary LLLG fault with the same fault characteristics of the previous study is occurred at point F1, in Fig. 5 , whereas the AR-FCL is connected in series with the DC link of the VSI.
Corresponding results are provided in Fig. 7 (a) to Fig 8(d) . The DC inductor current is shown in Fig. 7(a) . It is clear that during the fault, the DC inductor current is effectively restricted to the pre-defined fault current level. Moreover, considering Fig. 7(b) , the effective operation of the proposed AR-FCL limits the VSI three phase fault current to less than twice of the nominal current.
Also, the currents through A phase SDs are shown in Fig. 7(c) . It is obvious that during the voltage dip, A phase SDs currents are limited to the pre-defined current value. So, the SDs operate in the safe area during the fault condition. In addition, the DC link current is also presented in Fig. 7(d) . Considering this figure, the DC link current has slightly smooth variation during the fault and is limited to the pre-defined value.
B. Asymmetrical Faults
As aforementioned, the performance of the proposed AR-FCL is assessed during all grid fault types. In this section, the effectiveness of the proposed FRT approach is investigated during the asymmetrical grid faults. For this purpose, two cases of asymmetrical fault including LLG fault (B and C phases to G), and LG fault (A phase to G) are applied at the point F1 in Fig. 5 , at t=0.8 s for 0.15 s. For the LLG fault, three phase output currents, current through A phase SDs, the DC link current and the DC inductor current of the VSI are shown in Fig. 8(a) to Fig. 8(f) . It is obvious that by applying the proposed AR-FCL not only the currents have been limited but also the distortion on the DC link current has been restricted. It means that the VSI can operate in the safe and reliable area without any damage during LLG fault.
In Fig. 9 , the performance of VSI is evaluated during LG fault. Like the other grid faults, utilising the proposed scheme causes effective limitation on the fault current and guarantees the operation of VSI.
The other fact, which should be considered about employing the AR-FCL, is about the limiting characteristic of the DC inductor during the first moments of the fault and before the operation of the SS. It is clear that the time interval between the fault initiation and the SS operation is very small [41] than required time for operating the protection devices and disconnecting the VSI from the utility grid. So, the severe di/dt, which is initiated during the initial instants of the fault, can damage the SDs of the VSI. The rate of change of current through one of the SDs of the VSI, at the first moment of fault, for both situations including with and without the proposed AR-FCL in the DC link of the VSI, is compared to each other in Fig. 10 . According to Fig. 10 , the AR-FCL can suppress the severe di/dt in the initial instants of fault occurrence in comparison with the case that any FRT measure is not included. According to this analysis, by implementation of the proposed FRT scheme, the VSI can stay connected to the utility during the worst case short circuit fault at the point F1. So, it complies with the new grid code requirements.
C. Repeated Transient Faults
Repeated transient faults are introduced as a major problem in the overhead lines. The intent of this section is to highlight the performance of the proposed FRT scheme in the repeated transient short circuit faults. For this purpose, at t=0.6 s, the LG fault (A phase to G) repeated transient short-circuit fault happens at the point F2 in Fig. 5 . Corresponding results are provided in Fig.   11 . It is obvious that after clearance of the first fault, the AR-FCL returns to its normal operation condition as soon as possible and it is ready to limit the next fault. In fact, the proposed AR-FCL can successfully limit the VSI fault current during such critical circumstances.
VII. EXPERIMENTAL RESULTS
To prove the both analytical analysis and the simulation results of the proposed FRT approach, a three phase VSI including the
proposed AR-FCL is tested. Fig. 12 shows experimental set-up configuration. In addition, parameters of the experiment are presented in Table II . The VSI is controlled through use of MATLAB and Dspace CP1104. To apply the different types of the fault, a TTL controlled contactor RS 324-053 is utilised. However, it should be noticed that to control the fault current level a fault impedance is also employed. This fault impedance is a variable resistor 0-18.5 Ω that has been adjusted in 10% during the fault. As it is well-known, there are always experimental errors, which are mostly related to the measurement devices. Therefore, firstly, these issues are considered. Due to huge amount of noises, which are generated by the SDs of the VSI, the current transformers (CTs), which are used to measure the AC output currents of the VSI and one of the SDs, have 1/5 
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A. Symmetrical Faults
First, LLLG fault is applied to the experimental circuit at point F in Fig. 12 without the proposed AR-FCL. To do this test, it is required to use an inverter without any self-protection. As a result, three modules of superfast NP-IGBT are utilised to make a three phase inverter. Corresponding results of LLLG fault are shown in Fig. 13 with and without the proposed scheme.
In Fig. 13(a) , the line-to-line voltage of B and C phases decreases to near zero value during the fault. Fig. 13(f) shows that the fault currents are limited to 2 A by using the proposed AR-FCL. But without the proposed approach, the fault currents in both DC side and AC side increase up to 6 A ( Fig. 13(b) and Fig. 13(d) ). The other fact is about the DC inductor limiting characteristic.
Comparing Fig. 13(c) and Fig. 13(g 
B. Asymmetrical Faults
This section deals with LLG and LG faults. The results for LLG and LG are shown in Fig. 14 and Fig. 15 , respectively. As expected, by employing the AR-FCL, the AC output currents of the VSI and also the DC link current are restrained. Fig. 16 shows how the DC inductor can make a safe condition for the SDs of the VSI in the initial instants of fault occurrence. In fact, the AR-FCL not only restrains the fault current level, but also the severe di/dt decreases in a good manner.
C. Repeated Transient Faults
In this section, two repeated LG transient faults are applied to the experimental set-up. As aforementioned, the fault duration is 0.1 s and the time interval between the faults is 0.2 s. Considering Fig. 17 , it is obvious that not only the AC output currents in the first fault is limited but also the DC inductor discharges quickly and the AR-FCL becomes ready to operate for the next fault. 
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